Skip to content

Conversation

@Dayuxiaoshui
Copy link

  • PLIC: init, validation, claim/complete, batch enable/disable, error types
  • DTB: custom parser (memory/cpu/timer/uart/plic) with fallbacks
  • IRQ: wire S_EXT to PLIC; split CPU vs device enables
  • MEM: DTB-backed ranges with safe static storage
  • Init: early DTB init; Tests: no_std-style utilities
  • Clippy: zero warnings; cleanup unused items

…ic tests

- PLIC: init, validation, claim/complete, batch enable/disable, error types
- DTB: custom parser (memory/cpu/timer/uart/plic) with fallbacks
- IRQ: wire S_EXT to PLIC; split CPU vs device enables
- MEM: DTB-backed ranges with safe static storage
- Init: early DTB init; Tests: no_std-style utilities
- Clippy: zero warnings; cleanup unused items
Copy link
Member

@equation314 equation314 left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

You can use the crate riscv_plic for PLIC implementation.

Copy link
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

For dtb we can use dtb to simplify these codes.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

3 participants